# High Efficiency Switched Mode Power Supply – Design Project

## 1 Contents



# **2 Table of Figures**



# **3 Table of Symbols**



## <span id="page-4-0"></span>**4 Introduction**

This report covers the design and construction of a High Efficiency Switched Mode Power Supply (SMPS). Switched Mode Power Supplies are very common in modern electronic devices due to their high-performance capability despite their small, low weight form factor. A well designed SMPS can produce a high-power output and still maintain efficiencies of above 90%.

The objective of this report is to design and manufacture a high efficiency SMPS with the specifications shown in **[Table 4.1](#page-4-2)** [1]. In addition, the Power Supply must be designed with as high an efficiency as possible [1].



*Table 4.1: SMPS Design Specifications*

<span id="page-4-2"></span>An explanation for the overall Forward Converter circuit topology will be given. The design and manufacture of key components such as the Transformer and Inductor will be discussed with all design assumptions and decisions given with explanation. Additionally, the selection of component values for the power and feedback circuits will be discussed. Finally, the SMPS will be characterised and improvements to the design will be evaluated.

## <span id="page-4-1"></span>**5 SMPS Topology – Forward Converter**

The Forward Converter circuit topology is a commonly used SMPS setup, a diagram of the standard single switch circuit can be seen in **[Figure 5.1](#page-4-3)**. The circuit operates as follows [2]:



*Figure 5.1: Single Switch Forward Converter Circuit Topology – Generated with KiCAD [13]*

#### <span id="page-4-3"></span>**MOSFET Switched On:**

- 1) When Q1 is switched on, the supply voltage appears across the Primary Winding. This produces a voltage across the Secondary Winding.
- 2) We can assume that the Secondary Winding Voltage is greater than the Output Voltage. Consequently, D2 is forward biased and current from the Secondary Winding flows through L1 into the Load (R1).

3) C3 acts to form a low pass filter configuration with L1. This smooths the current ripple on the output producing a much lower output voltage ripple.

#### **MOSFET Switched Off:**

- 1) When the MOSFET is switched off L1 attempts to maintain a constant current through itself, this can only occur by forward biasing D3.
- 2) With D3 forward biased a current loop is formed with L1, D3 and the Load. In short, L1 supplies power to the Load when the MOSFET is switched off.
- 3) The Demagnetisation Winding (Demag) acts to provide a current path for the Primary Winding to be demagnetised.

The use of a Forward Converter provides the following benefits to the design:

- Minimised copper losses in the Transformer as it is not being used as a Magnetic Storage element (as it is in a Flyback Converter). The output Inductor acts as the storage element [3].
- The low pass filter configuration on the output reduces ripple voltage, producing a more stable output [3].
- The Transformer allows the circuit to act in a buck or boost configuration. Additionally, it provides galvanic isolation from the supply voltage [1].

The Forward Converter topology has been selected for this project for the above reasons, despite the increased cost and size that comes with the addition of the output Inductor.

#### <span id="page-5-0"></span>**6 Initial Design Calculations**

This section covers the initial design calculations and decisions that were used to select components for the Forward Converter design. These calculations provide an initial starting point for component values and provide the information required for the more complex design of the circuit's magnetic components.

#### <span id="page-5-1"></span>**6.1 Loss Estimations**

The power losses within the circuit are used as a starting point for the calculation of component parameters, particularly in the initial design of the Transformer.

Initially we assume that the SMPS will be 85% efficient [1]; this efficiency can be improved with subsequent revisions to the circuit design. Additionally, we assume that the power supply will provide full load at 40% Duty Cycle to allow the Primary Winding of the Transformer time to be fully demagnetised [1]. **[Table 6.1](#page-5-2)** shows the estimated power values for the SMPS.

<span id="page-5-2"></span>

*Table 6.1: Estimated Power Values for the SMPS*

These estimations for power allow us to calculate the approximate power loss in each major component of the circuit based upon estimations for the percentage of the total loss each component provides. The results of these calculations can be seen in **Appendi[x 17.1.](#page-25-1)**

#### <span id="page-6-0"></span>**6.2 Transformer**

The Transformer design revolves around the required Turns Ratio and the geometry of the selected core. 3C90 was selected as the material for the core [4], the geometry was selected from the ETD range of cores. Due to the use of the Output Inductor the Transformer requires no airgap as the Inductance of the Primary and Secondary Windings does not need to be specifically tuned [2]. As shown by **Equation 1**, we use the Power of the Transformer as a starting point as the Ampere Turns is proportional to the root of the Winding Loss [1].

$$
NI = \sqrt{\frac{P_W \sigma k_{cu} A_W}{l_W}}
$$
 *Equation 1*

Using this initial calculation and the core geometry data shown in **[Table 6.2](#page-6-1)**, we can calculate the Primary Turns, Flux Density and Operating Frequency of each core [1]. The results of these calculations can be seen in **Appendix [17.2](#page-25-2)**.

<b>Transformer Core Geometry</b>						
Core <b>Name</b>	<b>Effective</b> Length (mm)	<b>Effective</b> Area ( $mm2$ )	<b>Effective</b> <b>Volume</b> $\text{(mm}^3)$	<b>Winding</b> Area $(mm2)$	<b>Mean Winding</b> Length (mm)	AL Value (nH/turn <sup>2</sup> )
	<b>l</b> e	$Ae$ or $Acore$	$V_{e}$	$A_w$	$I_{\mathbf{w}}$	
ETD <sub>29</sub>	70.4	76	5376	89	53	1950
ETD34	78.6	97.1	7640	123	60	2250
ETD39	92.2	125	11500	177	69	2470

*Table 6.2: ETD Series Core Geometries for the Transformer [1]*

<span id="page-6-1"></span>The calculations indicate that the ETD39 core may be the best choice for efficiency. From **Equation 2** we can see that Core Loss is proportional to BF Product [1]; consequently, we want to select the core with the lowest BF Product.

$$
B = \left(\frac{P_c}{V_e K_v (Bf)^{\alpha}}\right)^{\left(\frac{1}{\beta - \alpha}\right)}
$$
 *Equation 2*

However, as we do not have calculations for Core and Winding Loss it is difficult to make a final decision on the core geometry for the Transformer. Additional calculations for the Inductor in **Section [6.4](#page-7-1)** will provide further information to aid in the selection of a core geometry.

#### <span id="page-7-0"></span>**6.3 MOSFET**

As we are designing for efficiency, we wish to understand the power loss in the circuit due to the MOSFET used to perform the switching action. Calculations of the power loss in each of the available MOSFETs due to Conduction and Switching losses will help us to determine which MOSFET is most suitable for our application. The results of these calculations can be seen in **Appendix [17.3](#page-25-3)**. The characteristics of each MOSFET can be seen in **Appendi[x 17.4](#page-26-0)** [1].

The power loss calculations show that the best choice for efficiency is the PSMN2R7-30PL at all frequencies, due to its low On State Series Resistance. Additionally, we can see that switching loss increases with frequency, as is indicated by **Equation 3** [1]. Consequently, to optimise power loss in the MOSFET we should aim to use the lowest switching frequency possible. Unfortunately, this is in direct contrast with the power loss in the Inductor. This trade-off will be discussed further in **Section [6.4.](#page-7-1)**

$$
P_{SW} = \frac{V_{DCmin} \widehat{I}_1(t_{on} + t_{off}) f}{2}
$$
 *Equation 3*

#### <span id="page-7-1"></span>**6.4 Inductor**

Correct design of the Inductor is paramount to the operation of the SMPS, too low an inductance will place the power supplies output ripple outside of specification [2]. The initial calculations for the inductor centre around **Equation 4, 5, 6 and 7** (using information from **[Table 6.2](#page-6-1)**) [1].

$$
L \approx \frac{5V_o}{I_o f}
$$
 *Equation 4*

$$
P_C = \frac{K_v f^{\alpha} B_{max}{}^{\beta} V_e}{10}
$$
 *Equation 5*

$$
N_{min} = \frac{I_0 L}{B_{max} A_e}
$$
 *Equation 6*

$$
P_{w} = \frac{N_{min}^{2} I_{0}^{2} l_{w}}{\sigma A_{w} k_{cu}}
$$
 *Equation 7*

**Equation 7** shows us that the Winding Loss is primarily proportional to the number of turns, which is proportional to the switching frequency and inversely proportional to maximum flux density [1]. Additionally, **Equation 5** shows us that the Core Loss is proportional to the maximum flux density and frequency [1]. Our aim is a high efficiency SMPS; consequently, we must minimise both the Winding and Core Loss as much as possible.

A low Bmax of 100mT was selected in order to minimise the Core Loss. **Equation 5** shows that Core Loss is proportional to  $B_{max}$ <sup> $\beta$ </sup>; therefore, it has a greater effect in reducing the Core Loss compared to increasing the Winding Loss. This value was based upon graphs found in the 3C90 Material Datasheet [4] and was used alongside data from **[Table 6.2](#page-6-1)** to generate the results for the Inductor in **Appendix [17.5](#page-26-1)**.

The highest switching frequency of 117819Hz was selected in order to minimise the Winding Loss through reduction of the number of turns required in the Inductor. Although this selection will increase both the Switching Loss of the MOSFET and the Core Loss in the Inductor/Transformer, much greater savings are made through reducing the Winding Loss.

Finally, the largest core size (ETD39) was selected in order to minimise the Winding Loss by maximising the Winding Area of the Inductor [1]. Again, although this increases the loss in the Core the savings by reducing the Winding Loss are far greater. These decisions and assumptions were also extended to the Transformer and so the largest core size was also selected for the Transformer.

#### <span id="page-8-0"></span>**6.5 Power Diodes**

Selection of the Power Diodes is based upon the Maximum Reverse Voltage they can withstand before breakdown and the average Forward Current they can conduct [1]. Of the diodes available, all three have an ample enough Reverse Voltage capability for our Output Voltage specification (5V). Additionally, the average Forward Current capability of all three diodes is more than enough for our Output Current specification (6A).

Consequently, the diodes will be selected based upon their Power Dissipation in order to maximise the efficiency of the SMPS. The Power Dissipation for each diode can be calculated using **Equation 8** [1]. The results for these calculations can be seen in **[Table 6.3](#page-8-2)**.





<span id="page-8-2"></span>The information from **[Table 6.3](#page-8-2)** shows that DSSK80-006B is the best choice for a high efficiency SMPS as it has by far the lowest power dissipation. Inspection of the datasheet for this diode also confirms that it can switch at our required Switching Frequency of 117819Hz [5].

#### <span id="page-8-1"></span>**6.6 Output Capacitance**

The value of Output Capacitance must be selected appropriately so that the voltage ripple on the output of the SMPS is within specification (5%). Initially the minimum value of Output Capacitance can be approximated using **Equation 9** [6]. Additionally, we check this Output Capacitance value by calculating the Corner Frequency of the LC filter on the output of the SMPS using **Equation 10** [1].

$$
C = \frac{V_0 T_s^2 (1 - \delta)}{8\Delta V_0 L 1}
$$
 *Equation 9*  

$$
f_c = \frac{1}{2\pi \sqrt{L1C3}}
$$
 *Equation 10*

**Appendix [17.6](#page-26-2)** shows the results from these calculations for all cores and available switching frequencies. These calculations indicate a required Output Capacitance of 3.05μF for the output inductance and switching frequency we have selected for our design.

*Table 6.3: Power Diode Power Dissipation*

## <span id="page-9-0"></span>**6.7 Initial Design Calculations Summary**

This section has allowed us to develop the initial design decisions and component selections for the SMPS. We now have selections for the MOSFET, Power Diodes and Output Capacitance, as well as some initial calculations for the circuits Magnetic Components. The selections that have been made for the circuit so far are shown in **[Table 6.4](#page-9-2)**.



*Table 6.4: Initial Design Calculations Summary*

<span id="page-9-2"></span>Additionally, we can compare the estimated power dissipation with the newly calculated power dissipation.



*Table 6.5: Estimated vs Calculated Power Dissipation in Major Circuit Components*

<span id="page-9-3"></span>**[Table 6.5](#page-9-3)** shows that in total the estimated power dissipation is much higher than the calculated power dissipation. This bodes well for the efficiency of the power supply as it indicates that we may be able to reach an efficiency rating of above 85%. When we have performed our full design calculations for the Inductor and Transformer, we will have a better indication of the power dissipation in the magnetic components.

#### <span id="page-9-1"></span>**7 Magnetic Component Design**

The following section covers the results of the detailed design of the SMPS's Magnetic Components (Transformer and Inductor). The correct design of the Transformer and Inductor is paramount as both components heavily influence the operation of the circuit, take a long time to produce and are difficult to modify. Optimisation of the efficiency of both components will be discussed as well as the tradeoff's in cost and size that these efficiency improvements introduce. It is important to note that this section will not cover the design calculations for these components in detail, but rather focus on the design decisions made and their ramifications.

#### <span id="page-10-0"></span>**7.1 Transformer Design Calculations**

The Transformer heavily influences the Output Voltage of the SMPS through its Turns Ratio, an incorrect Turns Ratio will produce an Output Voltage well outside of specification and cause issues with the SMPS's Regulation capabilities [2]. Additionally, the core of the Transformer cannot saturate as it this will introduce a non-linearity into the system and affect the SMPS's Regulation capabilities [1].

It is important to remember that we are optimising for efficiency and thus we are attempting to minimise both Core and Winding Loss. **Equations 11 and 12** show the calculation for Winding and Core Loss respectively [1], the aim of this procedure is to balance these two values in order to produce the most efficient Transformer.

$$
P_W = \frac{J^2 A_W k_{cu} l_W}{\sigma}
$$
 *Equation 11*

$$
P_C = K_v f^{\alpha} \left(\frac{\varphi}{A_e}\right)^{\beta}
$$
 *Equation 12*

As we have already fixed the size of the Transformer Core and the Switching Frequency using the initial design calculations, there are only certain parameters we can control to improve the Winding and Core Loss. **Equation 11** shows us that the Winding Loss can only be optimised by reducing the Current Density (J) or increasing the conductivity through parallel windings [1]. **Equation 12** shows us that the Core Loss can only be optimised by decreasing the Flux in the core during operation [1].

The calculations begin by resolving for the required Turns Ratio using the Duty Cycle, Output Voltage, Input Voltage and the voltage drops across the MOSFET and Power Diodes [1]. This calculation is where the behaviour of the Forward Converter, Buck or Boost, is defined. This SMPS specification requires a Turns Ratio greater than 1 as it is acting as a Step Down (Buck) converter.

A calculation for the Output Inductance is then performed as this value directly influences the current in the Primary Winding of the Transformer [1]. This initial calculation then allows for the calculation of the number of turns on the Primary Winding (and by extension the number of turns on the Secondary Winding via the Turns Ratio), the Flux Density requirement in the Core and the required conductor area for the Primary Winding [1].

Once the area for the Primary Winding conductors has been calculated the available area for the Secondary and Demagnetising Windings can be calculated [1]. For this SMPS design we are assuming that the Primary and Demagnetising Windings have a 1:1 Turns Ratio. The conductor areas allow us to calculate the actual value of Packing Factor we have achieved for the Transformer and if necessary, modify our assumptions to improve this value to be near nominal (0.5 for this SMPS) [1]. Additionally, the conductor area allows us to calculate the Current Density in the windings and verify it is within an acceptable range  $(2 - 5Amm^{-2})$  [1].

It is important to note that these calculations are performed at the extremes of the SMPS's operation. The worst-case operating point is the minimum Input Voltage at the maximum load and the maximum Input Voltage at the minimum load. In order to compensate for these scenarios, we calculate the minimum Duty Cycle required for operation within specification assuming the maximum Duty Cycle is 40% [1].

**Appendix [17.7](#page-27-0)** shows the calculated key characteristics of the Transformer based on the ET39 Core geometry; these values can now be used to construct the Transformer for use in the prototype SMPS. The actual Turns Ratio of 1.41 based upon achievable Primary and Secondary Turns counts is very close to the nominal value of 1.45, therefore no adjustment needs to be made to achieve a more accurate Turns Ratio. Additionally, the Packing Factor of 0.496 is very close to the nominal value of 0.5 [1]. Both factors indicate that this is an achievable Transformer design for real world construction by hand.

Additionally, these calculations give us a better indication of the power dissipation in the Transformer Core through the flux density. The calculated value is 44.1mT as opposed to the maximum allowed for value of 100mT; thus, Core Loss will be lower than originally anticipated leading to a more efficient SMPS.

However, as stated in **Section [6.4](#page-7-1)** the Winding Losses seem to be the main contributor to loss in the Magnetic Components. The Winding Loss can be optimised further by adding parallel windings to the Transformer design. The aim of parallel windings is to decrease the series resistance of the Transformer by using multiple conductors for the windings instead of a single, thicker conductor [7]. This not only improves the series DC resistance of the winding but also drastically improves the AC resistance by combating the skin effect [7]. Parallel Windings will be introduced in **Section [8.1](#page-12-1)** during the construction of the Transformer.

#### <span id="page-11-0"></span>**7.2 Inductor Design Calculations**

As with the Transformer before, the Output Inductor heavily influences the performance of the SMPS. Too low an inductance will cause the ripple on the output of the power supply to be outside of specification [1]. Too high an inductance causes unnecessary Winding Loss due to the increased number of turns required to reach the higher inductance value [1], this is of importance given the high efficiency specification. Additionally, as with the Transformer, we must ensure that the Inductor core will not saturate during operation.

**Equation 13** and **14** show the calculation for Winding and Core Loss in the Inductor respectively [1]. As with the Transformer the Core Geometry and Switching Frequency have already been fixed; therefore, the opportunity to further reduce the Core and Winding Loss is limited. **Equation 13**  indicates that we can further reduce the Winding Loss using parallel windings, as with the Transformer.

$$
P_W = \frac{N^2 I_0^2 l_w}{A_w k_{cu} \sigma}
$$
 *Equation 13*

$$
P_c = K_v f^\alpha \left(\frac{\Delta I B_{max}}{I}\right)^{\beta} V_e
$$
 *Equation 14*

The approach for the calculating the required inductor parameters is based around the inductor core geometry and maximum flux density [1]. Using the value of inductance calculated in the Inductor initial design section (**Section [6.4](#page-7-1)**) the number of required turns can be calculated along with the airgap. The results from these calculations can be seen in **Appendix [17.8](#page-27-1)**.

These results were calculated using the core geometry and maximum flux density selected in **Section [6.4.](#page-7-1)** The calculated power loss in the Inductor from the initial calculations is very close to the total power loss shown here; thus, the design should be relatively efficient (approximately 85%) for a first design pass. Additionally, as with the Transformer, we will attempt to further reduce the Winding Loss using a set of parallel windings in the Inductor construction stage (**Sectio[n 8.2](#page-13-0)**).

## <span id="page-12-0"></span>**8 Magnetic Component Construction**

This section briefly covers the construction of the Transformer and Inductor and the design considerations that need to be made for real world use. A description of the construction of each component will be given as well as an analysis of their real-world characteristics (inductance, resistance, turns ratio, etc.). As we have performed all our design calculations for the circuit's magnetic components and used these values to select the circuits other components, we must construct the Inductor and Transformer accurately to achieve correct circuit performance.

#### <span id="page-12-1"></span>**8.1 Transformer Construction**

The Transformer is constructed using a bifilar winding system for the Primary and Demagnetisation Windings. This aims to optimise the packing factor of the Transformer so that it's efficiency can be increased as well as ensuring close coupling between the Primary and Demagnetisation Winding [1]. The Demagnetisation Winding was wound directly around the Primary Winding in a spiral pattern. The Secondary Winding of the Transformer is placed on top of the Primary and Demagnetisation Windings; a thin layer of Kapton tape is placed between the Primary and Secondary Winding to further insulate them whilst maintaining close coupling [1].



*Table 8.1: Transformer Construction Parameters*

<span id="page-12-2"></span>**[Table 8.1](#page-12-2)** shows the parameters used in the construction of the Transformer. Parallel Windings were used to decrease the resistance of the Secondary Winding; Parallel Windings were not used on the Primary Winding as this would have made routing of the Demagnetisation Winding too complex and the Primary carries a lower current, reducing loss. This decrease in resistance on the Secondary Winding will result in a lower Winding Loss in the Transformer and increase the efficiency of the SMPS.

**[Table 8.2](#page-13-1)** shows the characteristics of the constructed Transformer. The Turns Ratio is higher than expected, the duty cycle of the switching signal may have to be adjusted to compensate for this. The resistance of the Primary Winding is 57.6mΩ, lower than the 64mΩ predicted by design calculations. Additionally, the resistance of the Secondary Winding is 16.3m $\Omega$ , higher than the 4.5m $\Omega$  predicted by the design calculations. Overall, we can expect to see a low Winding Loss from the Transformer given these resistances. Although the Secondary Resistance is higher than the design calculations predict, the conductor sizes used are more practical in construction and have resulted in a reasonable resistance regardless of the decreased conductor diameter due to the parallel windings.



*Table 8.2: Constructed Transformer Characteristics*

#### <span id="page-13-1"></span><span id="page-13-0"></span>**8.2 Inductor Construction**

The construction of the Inductor winding is much simpler than the Transformer as it is only comprised of one coil. The complexity in construction comes from the addition of the airgap to the magnetic core; due to the use of an ETD core design, we only need to introduce half the airgap at the sides of the core as there is also a gap in the centre [1].



*Table 8.3: Inductor Construction Parameters*

<span id="page-13-2"></span>**[Table 8.3](#page-13-2)** shows the construction parameters used for the Inductor. As described previously, the airgap from **Appendix [17.8](#page-27-1)** has been halved to account for the ETD core geometry. Additionally, as with the Transformer, parallel windings have been used in the construction of the winding.



*Table 8.4: Constructed Inductor Characteristics*

<span id="page-13-3"></span>**[Table 8.4](#page-13-3)** shows the characteristics of the constructed Inductor. Due to inaccuracies in the calculation of the airgap, the actual Inductance is higher than the required value**.** The required air gap to achieve this value was 2mm total (1mm on each side). This has the benefit of producing a smaller ripple on the output voltage of the SMPS but will increase losses in the Inductor core.

The parallel windings have produced a series resistance of 20.7m $\Omega$  in the winding, this is greater than the 6.4mΩ predicted by the Inductor design calculations. This is due to an error in the calculation of the necessary number of parallel windings for the conductor diameter used in order to maintain the same conductor area. Consequently, a higher Winding Loss than calculated is expected across the Inductor.

#### <span id="page-14-0"></span>**9 Initial Circuit Simulation**

Using the measured characteristics of the Transformer and Inductor a LTSPICE Model of the SMPS circuit without feedback was constructed. This model allows for fine tuning of the output capacitance for low output voltage ripple.

**[Figure 9.1](#page-14-1)** shows the LTSPICE Model. The Transformer is substituted for two coupled Inductors with a perfect coupling ratio and the Demagnetisation Winding has been removed from the model as LTSPICE will not simulate the magnetic properties of the circuit. Additionally, the MOSFET has been replaced with a Voltage Controlled Switch along with a Pulsed Voltage Source for the MOSFET driver circuit. It is important to note that this is a model of the circuit at full load.



*Figure 9.1: LTSPICE Model of the Forward Converter Circuit without feedback*

<span id="page-14-1"></span>

<span id="page-14-2"></span>*Figure 9.2: LTSpice Model simulation showing Output Voltage with varied Output Capacitance C3*

**[Figure 9.2](#page-14-2)** shows the results from a simulation where the value of Output Capacitance was stepped through common values including and above the value of capacitance calculated in **Section [6.6.](#page-8-1)** This simulation shows that varying the Output Capacitance has a significant effect on the output ripple voltage as expected; however, it additionally affects the peak start up voltage and settle time of the output voltage. From the simulation a value of Output Capacitance of 22µF was selected as this provided the best compromise between settle time, peak start up voltage and output voltage ripple.

## <span id="page-15-0"></span>**10 Feedback Circuit and Switching Oscillator**

This section briefly covers the topology and component values used to complete the SMPS' feedback circuit used to control the Regulation. Use of the correct component values is important to ensure the power supply regulates correctly and does not oscillate.

## <span id="page-15-1"></span>**10.1 Feedback Circuit Topology**

An integrator was selected for the feedback circuit as this allows for zero error in the output of the power supply assuming it is in steady state at 5V. This integrator is formed using the Operational Amplifier integrated into the SG3524 control IC alongside a feedback resistor and capacitor. The output voltage of the SMPS is fed into the Operational Amplifier through a potential divider which can be tuned using a potentiometer. The reference voltage for the integrator is set at 2.5V.

## <span id="page-15-2"></span>**10.2 Feedback Circuit Component Values**

The value of the feedback resistance in the potential divider is set so that when the Output Voltage is 5V the potential divider will output 2.5V and match the reference voltage. A value of 15KΩ was selected. This resistance comprised of a fixed value of 10KΩ and a potentiometer of 10KΩ with the wiper connected to the output of the potential divider and set to half way. To complete the potential divider another fixed 10KΩ resistor was placed between the other leg of the potentiometer and ground.

To ensure the SMPS remains stable at its operating frequency a value of K for the integrator frequency response must be calculated so that at -30° phase (the phase that allows for a 60° phase margin on the circuits oscillation point) the feedback gain of the circuit is 0dB [1]. The value of K is found from the Bode Plot in **[Figure](#page-16-4) 10.1**, as the frequency at which the 20dB per decade frequency response of the integrator crosses the 0dB point.

Using the feedback resistance, value of K and **Equation 15** the value of the feedback capacitance was calculated to be 36nF. In the construction of the circuit the closest available value of 33nF was used.

$$
K = \frac{1}{R_f C_f}
$$
 *Equation 15*

## <span id="page-15-3"></span>**10.3 Switching Frequency Oscillator Component Values**

The values of  $R_T$  and  $C_T$  must be calculated in order to tune the frequency of the switching oscillator to the chosen switching frequency (117819Hz). As per the manufacture datasheet, the switching frequency is calculated using **Equation 16** [8, p. 14].

$$
f \approx \frac{1.30}{R_T C_T} \qquad \qquad \text{Equation 16}
$$

A value of 1nF for C<sub>T</sub> was chosen, giving a value of 6.02KΩ for R<sub>T</sub>. A 10KΩ potentiometer was used in the construction of the actual circuit to provide tuning functionality for the switching frequency.



*Figure 10.1: K Value calculation from uncompensated SMPS Frequency Response Bode Plot*

## <span id="page-16-4"></span><span id="page-16-0"></span>**11 Thermal Solution**

Due to the high efficiency requirement of the power supply design, the largest available heatsinks paired with Mica and Thermal Paste were used to keep the MOSFET and Power Diode cool. Excess heating could cause additional losses in both components, reducing efficiency.

## <span id="page-16-1"></span>**12 Initial Testing**

This section covers the results and findings from the initial testing of the SMPS after construction using the component values detailed in the previous sections of the report. The aim of this testing is to produce a set of design revisions to improve the power supplies performance in the key areas of the specification; ripple, regulation and efficiency.

## <span id="page-16-2"></span>**12.1 Regulation and Efficiency Testing**

Regulation and Efficiency Testing were completed at this stage and raised several issues and improvements to the design that could not be completed due to time constraints. These items will be discussed in the discussion section of this report. The results for Regulation and Efficiency from this initial testing stage can be seen in **Appendix [17.9](#page-28-0)** and **Appendix [17.10](#page-29-0)**.

## <span id="page-16-3"></span>**12.2 Ripple Testing**

The output ripple of the SMPS was measured using a Keysight 2000 Series Oscilloscope [9] and the manual cursors function to ensure the high frequency peaks in the signal were not included in the measurement. The ripple was tested at both 20 and 30V Input Voltages across the full load range of the power supplies specification  $(10 - 100\%)$ .

**[Figure 12.1](#page-17-1)** and **[Figure 12.2](#page-17-2)** show the results from the output ripple test. The peak ripple on the output voltage measures approximately 19%, well outside of the specification value of 5%. It is therefore clear that LC filter on the output of the power supply is not filtering the switching frequency correctly.

Consequently, the Output Capacitance value must be increased to reduce the ripple voltage on the output of the supply. By extension, this will also trigger a change in the Feedback Capacitance.

## <span id="page-17-0"></span>**12.3 MOSFET Over Voltage**

Later inspection of the PSMN2R7-30PL MOSFET datasheet indicates that it cannot operate at 30V. Consequently, a change to a MOSFET that can operate across the full Input Voltage range is required.



*Figure 12.1: Initial SMPS Testing Output Ripple - 20V Input Voltage*

<span id="page-17-1"></span>

<span id="page-17-2"></span>*Figure 12.2: Initial SMPS Testing Output Ripple - 30V Input Voltage*

## <span id="page-18-0"></span>**13 Design Changes**

This section covers the design changes completed as a result of the initial testing of the SMPS. These changes primarily aim to solve the issues with the output ripple and MOSFET that were found, but also aim to improve the overall efficiency.

## <span id="page-18-1"></span>**13.1 Output Capacitance**

Through a series of trial and error tests where the output capacitance was increased through steps of 68µF, 100µF, 220µF, 470µF and 680µF; a final output capacitance value of 470µF was found. This value was deemed to decrease the ripple to an acceptable level without being too high a capacitance value that the component was overly large or expensive. A small 1nF capacitor was also introduced in parallel to remove some of the high frequency ringing present in the output voltage.

## <span id="page-18-2"></span>**13.2 Feedback Capacitance**

To ensure that the feedback circuit still operates correctly and to prevent the introduction of any oscillations into the output of the power supply the feedback capacitance must be changed to accommodate the new LC filter on the output. After recalculations across the range of Output Capacitances that were tested, an optimal value of 150nF was found.

## <span id="page-18-3"></span>**13.3 MOSFET**

As the PSMN2R7-30PL could not operate at 30V (as this is its rated breakdown voltage) it had to be replaced with the next most efficient MOSFET capable of operating across the full Input Voltage range. Inspection of **Appendix [17.3](#page-25-3)** shows that the next most efficient MOSFET is the STP40NF10 [10]. Furthermore, inspection of the device datasheet indicates that it can comfortably operate at 30V and 4A and thus it is suitable for our application.

#### <span id="page-18-4"></span>**14 Final Testing and Discussion**

This section details the procedures and results from the final suite of testing completed to characterise the Switch Mode Power Supply. Again; Efficiency, Regulation and Output Ripple will be tested and compared to the specification from **Section [4](#page-4-0)**.

#### <span id="page-18-5"></span>**14.1 Regulation**

Regulation testing aims to characterise the power supplies ability to maintain a stable output voltage at varying loads. The test was performed for both 20 and 30V Input Voltages across the full load range of the power supply. A bench Multimeter [11] was used to measure the output voltage alongside a handheld unit to measure the output current. Input current and voltage were taken from the bench DC power supply [12] readout. The duty cycle of the MOSFET was measured using an oscilloscope [9] connected to the MOSFET gate. A Rheostat was used between resistances of 8.3Ω and 0.83Ω to vary the load on the supply.

**[Figure 14.1](#page-20-0)** and **[Figure 14.2](#page-20-1)** show the results for 20 and 30V Input Voltages respectively. The results at 20V clearly indicate that the power supply fails to regulate across the full load range and only successfully regulates up to 30% load. At 40% load the duty cycle of the switching circuit tops out at 40%, as designed. At 30V Input Voltage the power supply successfully regulates within the 2% regulation specification across the full load range.

A quick solution to this Regulation performance may be found through tuning the reference voltage for the feedback circuit to offset the duty cycle range. However, for this large a discrepancy it is likely the Transformer requires reconstruction, or the design calculations need to be tweaked. Ultimately, the problem stems from the Turns Ratio of the Transformer. **Appendix [17.7](#page-27-0)** quotes a required Turns Ratio of 1.41, whereas the constructed Transformer has a ratio of 1.54 (**Section [8.1](#page-12-1)**). As the Turns Ratio is too high, the resultant Secondary Voltage will be too low to generate a stable 5V output across the full load/input voltage range. To solve this problem, the number of turns on the Secondary Winding needs to be increased to reduce the Turns Ratio.

## <span id="page-19-0"></span>**14.2 Efficiency**

Efficiency testing aims to characterise the power loss across the circuit required to produce the stable output voltage. This test is important as the specification demands a focus on efficiency. The same setup as the Regulation test was used across the full load range at 20 and 30V Input Voltage.

**[Figure 14.3](#page-21-0)** and **[Figure 14.4](#page-21-1)** show the results for 20 and 30V Input Voltages respectively. It is important to note that due to the regulation issues the results at above 30% load for the 20V Input Voltage graph must be discounted. Regardless, the graphs show a peak efficiency of approximately 88% at 20V Input Voltage and an average efficiency of approximately 81% at 30V Input Voltage; this average efficiency is lower than the targeted 85% from the initial design calculations. As expected, an approximately quadratic curve of efficiency is shown with a peak where the switching losses and losses due to ripple balance.

Improvements to the Efficiency of the power supply can be made through a few factors. Firstly, the number of parallel windings on both the Transformer and Inductor could be drastically increased to reduce the Winding Loss by decreasing their Series Resistance. This suggestion explains the lower than expected efficiency at 30V as the parallel windings for the Inductor were miscalculated; 25 parallel windings should have been used instead of 5. Secondly, the number of turns on the Inductor could be reduced to reach the nominal Inductance value calculated in **Sectio[n 6.4](#page-7-1)**. This would reduce the Series Resistance of the Inductor but would cause an increase in ripple; thus, a corresponding increase in output capacitance would be required. Finally, the switching frequency could be increased into the megahertz to further reduce the Winding Loss; however, this would require a complete redesign.

#### <span id="page-19-1"></span>**14.3 Output Ripple**

Output Ripple Testing aims to characterise the variation of the output voltage across a single switching cycle. Ideally this value should be as small as possible to ensure the power supply does not interfere with the electronics it is driving. Again, the same setup was used as in the Regulation test, however the Oscilloscope [9] was setup to measure the ripple voltage on the output of the supply using manual cursors.

**[Figure 14.5](#page-22-0)** and **[Figure 14.6](#page-22-1)** show the results of the testing for 20 and 30V Input Voltage respectively. At both voltages the ripple is well within the specification of 5%, with both being less than 1% across the full load range. This indicates that the increase in output capacitance has sufficiently solved the ripple problem. As expected, the ripple increases at the higher input voltage of 30V due to the lower duty cycle used to maintain the same output voltage. Further revisions to the output capacitance would only need to be made if other major design changes were considered. For reference, a capture of the circuits output ripple from the oscilloscope can be seen in **Appendix [17.14.](#page-31-0)**



*Figure 14.1: Final SMPS Regulation Testing - 20V Input Voltage*

<span id="page-20-0"></span>

<span id="page-20-1"></span>*Figure 14.2: Final SMPS Regulation Testing - 30V Input Voltage*



*Figure 14.3: Final SMPS Efficiency Testing - 20V Input Voltage*

<span id="page-21-0"></span>

<span id="page-21-1"></span>*Figure 14.4: Final SMPS Efficiency Testing - 30V Input Voltage*



*Figure 14.5: Final SMPS Ripple Testing - 20V Input Voltage*

<span id="page-22-0"></span>

<span id="page-22-1"></span>*Figure 14.6: Final SMPS Ripple Testing - 30V Input Voltage*

## <span id="page-23-0"></span>**15 Conclusion**

To conclude, we must evaluate the performance of the constructed Switched Mode Power Supply against the initial specification from **Section [4](#page-4-0)**. This evaluation can be seen in **[Table 15.1.](#page-23-1)**



*Table 15.1: SMPS Specification vs Actual Performance*

<span id="page-23-1"></span>The information in **[Table 15.1](#page-23-1)** shows that the SMPS can operate correctly at 30V at a lower than expected efficiency. It is expected that with further design revisions this topology and general component selection (Transformer/Inductor Core Size, etc.) will produce an efficient SMPS. These conclusions are backed up by the data collated in the Appendix and the information presented in **Section [14](#page-18-4)**.

The Regulation issues will be resolved by reducing the Transformer Turns Ratio by increasing the number of turns on the Secondary Winding. The efficiency of the SMPS could be improved using the following recommendations. Firstly, increase the number of parallel windings used in both the Transformer and Inductor to reduce the series resistance of the windings and improve Winding Loss. Secondly, reduce the number of turns on the Inductor to reach the calculated Inductance and increase the output capacitance accordingly to maintain output ripple performance. Thirdly, increase the overall switching frequency of the unit to further reduce the Winding Loss from the Inductor and Transformer. Finally, attempt to find a MOSFET that will perform at the required power rating with a much lower power dissipation. For reference, the completed SMPS is shown in **[Figure 15.1](#page-23-2)**

<span id="page-23-2"></span>

*Figure 15.1: The constructed SMPS*

#### <span id="page-24-0"></span>**16 References**

- [1] C. Gould, "Switched Mode Power Supply Design Guide," The University of Sheffield, Sheffield, 2019.
- [2] K. H. Billings, Switchmode Power Supply Handbook, McGraw-Hill, 1989.
- [3] A. Lind, "Forward Converter Design Note," Infineon Technologies, Villach, 2013.
- [4] Ferroxcube, "3C90 Material Specification," 2008.
- [5] IXYS, "DSSK80-006B Dual Diode Datasheet," 2006.
- [6] C. R. Gould, "Second Year Design Project Switch Mode Power Supply Original Technical Document," The University of Sheffield, Sheffield, 2019.
- [7] P. Horowitz and W. Hill, The Art of Electronics, 3 ed., New York, NY: Cambridge University Press, 2015.
- [8] Texas Instruments, "SGX524 Regulating Pulse-Width Modulators Datasheet," January 2015. [Online]. Available: http://www.ti.com/lit/ds/symlink/sg2524.pdf. [Accessed 5 May 2019].
- [9] Keysight Technologies, "InfiniiVision 2000 X-Series Oscilloscopes," 2 August 2014. [Online]. Available: https://learn-eu-central-1-prod-fleet01-xythos.s3-eu-central-1.amazonaws.com/5c8f80ee07c44/1584541?response-contentdisposition=inline%3B%20filename%2A%3DUTF-8%27%27Data%2520Sheet%2520for%2520Scope.pdf&response-contenttype=application%2Fpdf&X-Amz-Algorit. [Accessed 9 May 2019].
- [10] ST Microelectronics, "STP40NF10 Datasheet," November 2010. [Online]. Available: https://www.st.com/resource/en/datasheet/stp40nf10.pdf. [Accessed 9 May 2019].
- [11] Agilent Technologies, Agilent 34450A 5 1/2 Digit Multimeter User's Guide, Santa Clara, CA: Agilent Technologies, 2014.
- [12] Keysight Technologies, "U8030 Series Triple Output DC Power Supplies Data Sheet," 2 August 2014. [Online]. Available: https://learn-eu-central-1-prod-fleet01-xythos.s3-eu-central-1.amazonaws.com/5c8f80ee07c44/1584629?response-contentdisposition=inline%3B%20filename%2A%3DUTF-8%27%27PSU%2520data%2520sheet.pdf&response-content-type=application%2Fpdf&X-Amz-Algorithm=AWS4-HM. [Accessed 9 May 2019].
- [13] J.-P. Charras, D. Hollenbeck and W. Stambaugh, "KiCAD EDA V4," KiCAD EDA, 2018.
- [14] P. Raybaut and G. Davar, "Python XY," [Online]. Available: https://python-xy.github.io/.

## <span id="page-25-0"></span>**17 Appendices**

## <span id="page-25-1"></span>**17.1 Estimated Major Component Losses**



#### <span id="page-25-2"></span>**17.2 Transformer Initial Calculations**



#### <span id="page-25-3"></span>**17.3 MOSFET Power Loss Calculations**



## <span id="page-26-0"></span>**17.4 MOSFET Characteristics**



## <span id="page-26-1"></span>**17.5 Inductor Initial Design Calculations**



## <span id="page-26-2"></span>**17.6 Output Capacitance Calculations**



## <span id="page-27-0"></span>**17.7 Transformer Key Characteristics**



## <span id="page-27-1"></span>**17.8 Inductor Key Characteristics**



<span id="page-28-0"></span>





28

<span id="page-29-0"></span>







**17.11 Primary Winding Oscilloscope Capture during operation**

## **17.12 Secondary Winding Oscilloscope Capture during operation**





**17.13 Demagnetisation Winding Oscilloscope Capture during operation**

## <span id="page-31-0"></span>**17.14 Output Voltage Ripple Capture during operation**



31